PLUS Search Results for S/N 09755499, Searched January 25, 2005

The Patent Linguistics Utility System (PLUS) is a USPTO automated sear

system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that a re

most closely related linguistically to the application searched. search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

09755499_LIST

5852718
6415343
5675811
5793993
5859980
6343364
6353866
6751684
4894825
5272700
5337312
6434141
5606665
5841989
5457683

09755499_QUAL

09755499_QUAL

5841989 54 5457683 54

09755499 CLSTITLES

Titles of Most Frequently Occurring Classifications of Patents Returne

From A Search of 09755499 on January 25, 2005

12	710/5 Class 710/1 710/5		OR, 8 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output command process
9	710/52 Class 710/1 710/52	710	OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output data buffering
7	710/36 Class 710/1 710/36		OR, 7 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulation
7	710/40 Class 710/1 710/36 710/40	710	OR, 7 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulation Access prioritization
6	710/6 Class 710/1 710/5 710/6		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output command process Operation scheduling
5	710/20 Class 710/1 710/20	-	OR, 5 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Concurrent Input/Output processing and data transfer
5	710/21 Class 710/1		OR, 5 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING

09755499 CLSTITLES .Concurren \overline{t} Input/Output processing and data 710/20 transfer 710/21 ... Concurrent data transferring 710/240 (2 OR, 3 XR) 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA Class PROCESSING SYSTEMS: INPUT/OUTPUT 710/240 ACCESS ARBITRATING (0 OR, 5 XR) 710/7 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA Class PROCESSING SYSTEMS: INPUT/OUTPUT 710/1 INPUT/OUTPUT DATA PROCESSING .Input/Output command process 710/5 .. Concurrently performing Input/Output 710/7 operation and other operation unrelated to Input/Output 710/107 (0 OR, 4 XR) 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA Class INPUT/OUTPUT PROCESSING SYSTEMS: INTRASYSTEM CONNECTION (E.G., BUS AND BUS 710/100 TRANSACTION PROCESSING) 710/107 .Bus access regulation 710/113 (3 OR, 1 XR) 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA Class PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS 710/100 TRANSACTION PROCESSING) .Bus access regulation 710/107 .. Centralized bus arbitration 710/113 710/306 (2 OR, 2 XR) 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA Class PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS 710/100 TRANSACTION PROCESSING) .Bus interface architecture 710/305 710/306 ..Bus bridge (0 OR, 4 XR) 710/33 Class 710 : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING 710/1 .Data transfer specifying 710/33

(0 OR, 4 XR)

710/39

	Class 710/1 710/36 710/39	710	09755499_CLSTITLES : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulationAccess request queuing
4	710/53 Class 710/1 710/52 710/53		OR, 4 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output data bufferingAlternately filling or emptying buffers
4	711/141 Class 711/100 711/117 711/118 711/141	711	: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL
3	709/201 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO
RDIN	ATING 709/200 709/201		MULTICOMPUTER DATA TRANSFERRING .Distributed data processing
3	709/231 Class		·
RDIN	ATING 709/200 709/230 709/231		MULTICOMPUTER DATA TRANSFERRING .Computer-to-computer protocol implementingComputer-to-computer data streaming
3	710/104 Class 710/100 710/104	710	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .System configuring
3	710/106 Class 710/100	710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)

	710/105 710/106		09755499_CLSTITLES .Protocol	
	/10/106		Using transmitter and receiver	
3	710/112 Class		: ELECTRICAL COMPUTERS AND DIGITAL DATA	
	710/100		PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)	
	710/107 710/112		.Bus access regulationBus request queuing	
3	710/56 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT	
	710/1 710/52 710/56		·	
3	710/58 Class	710	OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT	
	710/1 710/58		INPUT/OUTPUT DATA PROCESSING	
3	710/8 Class		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT	
	710/1 710/8		INPUT/OUTPUT DATA PROCESSING .Peripheral configuration	
2	340/825	340	: COMMUNICATIONS: ELECTRICAL	
2	709/212 Class			
RDIN	ATING 709/200			
	709/212		.Computer-to-computer direct memory accessing	
2	709/230 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO	
RDINATING				
	709/200		MULTICOMPUTER DATA TRANSFERRING	

09755499_CLSTITLES

	709/230		.Computer-to-computer protocol implementing
2	709/232 Class		OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MULTIPLE COMPUTER OR PROCESS COO
RDIN.	ATING 709/200 709/230 709/232		MULTICOMPUTER DATA TRANSFERRING .Computer-to-computer protocol implementingComputer-to-computer data transfer regulatin
g			·
2	710/244 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	. 710/240 710/244		ACCESS ARBITRATING
2	710/305 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100 710/305		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architecture
2	710/309 Class		: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
	710/305		.Bus interface architecture
	710/306 710/309		Arbitration
2	710/310	(0	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA
	Class	710	PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
	710/305		.Bus interface architecture
	710/306		Bus bridge
	710/310		Buffer or que control
2	710/311		
	Class	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100		INTRASYSTEM CONNECTION (E.G., BUS AND BUS

TRANSACTION PROCESSING)

	710/305 710/306 710/311		09755499_CLSTITLES .Bus interface architectureBus bridgeIntelligent bridge		
2	710/41 Class 710/1 710/36 710/40 710/41		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulationAccess prioritizationDynamic		
2	710/48 Class 710/1 710/36 710/48		OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Input/Output access regulation Input/Output interrupting		
. 2			OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INPUT/OUTPUT DATA PROCESSING .Peripheral adapting		
2	712/30 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS		
TRUC'	TION				
	712/1 712/28 712/30		PROCESSING PROCESSING ARCHITECTURE .Distributed processing systemOperation		
2	712/8 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS		
TRUCTION PROCESSING					
	712/1 712/2 712/7 712/8		PROCESSING ARCHITECTURE .Vector processorVector processor operationSequential		
2	718/102 Class		OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING		
SYSTEMS: VIRTUAL MACHINE TASK OR PROCESS MAN AGEMENT OR TASK					

09755499_CLSTITLES MANAGEMENT/CONTROL

718/100 TASK MANAGEMENT OR CONTROL

718/102 .Process scheduling